四虎wz,嫩草影院未满十八岁禁止入内,巨爆中文字幕区乳爆中,把坤放进欧派里会怎么样

Design & Verification

Home Products Digital Design EDA

TRASTA

Gate-TR Mixed-Level Timing Analysis Solution

Mixed-Level Timing Analysis Custom Cell Characterization Built-in STA engine

TRASTA automatically identifies the critical path and enables designers to analyze the critical path with the highest precision. 

  • Identifies unique devices of the design and generates gate level circuit

  • Topology matching and channel connected extraction techniques

  • Timing characteristics of extracted gate-level cells are automatically characterized and used in Static Timing Analysis (STA) step

  • Built-in STA engine and SPICE netlist generation capability with back-annotated parasitics


Download Brochure

Highlights

  • Efficiency

    Efficient critical path tracing at the full-chip level

  • Automation

    Automatic critical path extraction with parasitics

  • Customization

    On the fly custom cell characterization

  • Unity

    Unified environment for STA & dynamic simulation

Applications

  • Custom cell characterization

  • Timing analysis of
    mixed design

  • Re-characterization of standard cell

  • Timing analysis of CPU
    datapaths/Digital IPs

Contact TOP

Log in

湘阴县| 鹿泉市| 都匀市| 三穗县| 株洲市| 土默特左旗| 曲周县| 宁德市| 册亨县| 台中县| 龙里县| 芦山县|