四虎wz,嫩草影院未满十八岁禁止入内,巨爆中文字幕区乳爆中,把坤放进欧派里会怎么样

Design & Verification

Home Products Digital Design EDA

NavisPro

Hierarchical SoC Design Planning Solution

RTL Design Planning Hierarchical Floorplanning Global Channel Planning

NavisPro provides an RTL SoC design planning solution that predicts and prevents the design issues commonly found in the physical implementation stage. 

  • Constraints-driven RTL design floorplanning for better QoR

  • Addresses complexity problem of SoC design via intelligent partitioning of the full chip into many blocks or sub-systems

  • Chip partitioning includes physical hierarchical partitions of the design and pin placement of each sub-system

  • Accurate estimation of the bus interconnect timing between sub-systems


Download Brochure

Highlights

  • Mixed Levels

    Mixed-level design planning (RTL/Gate/Black-box)

  • Flexibility

    Flexible design abstraction management

  • Rich Features

    Rich sets of key engineering features

  • Automation

    Automatic block pin assignment &
    bus interconnect planning

  • Ease of Use

    Efficient RTL design planning with minimum efforts for input data preparation

  • Efficiency

    Reducing design TAT
    by minimization of design iterations

Applications

  • Large & complex
    SoC design

  • Design & constraints exploration

  • Constraints-driven floorplanning

  • Automatic/manual
    pin assignment

  • Routing congestion estimation

  • BUS interconnect planning

  • Hierarchical floorplanning

Contact TOP

Log in

濮阳市| 泰安市| 临颍县| 宁波市| 陆丰市| 乌什县| 瑞昌市| 正阳县| 湛江市| 柞水县| 自治县| 平湖市|